
Applicant: Akira Hamamatsu, et al. Semiconductor Device Inspection Method Atty Docket No. 16869P-041800

Sheet 1 of 13



واريط O'l A. U 4,1 Ų, n.

ñ.


ñ.

Applicant: Akira Hamamatsu, et al.
tle: Semiconductor Device Inspection Method
Atty D cket No. 16869P-041800

She t 2 of 13

FIG.2

SETTING INSPECTION CONDITIONS




And then then the the tent then

Applicant: Akira Hamamatsu, et al. tle: Semiconductor Device Inspection Method Atty Docket N . 16869P-041800

Sheet 3 of 13

FIG.3



SETTING CHIP SIZE


m Kan Kan i

The Con Tail King

Applicant: Akira Hamamatsu, et al.
tle: Semiconductor Device Inspection Method
Atty Docket No. 16869P-041800

Sh t 4 of 13

FIG.4





SETTING SHOT MATRIX

Applicant: Akira Hamamatsu, et al. itle: Semiconductor Device Inspection Method Atty Docket No. 16869P-041800

Sheet 5 of 13

FIG.5





SET THE COMPARISON METHOD TO SUIT THE REPETITIVE UNIT

SETTING THE INSPECTION SEQUENCE

Real State Said Said State But

Ų.


The same

Con Con Pull Con

Applicant: Akira Hamamatsu, et al. itle: Semiconductor Device Inspection Method Atty Dock t No. 16869P-041800

Sheet 6 of 13

FIG.6



SETTING CHIPS TO BE EXCLUDED FROM INSPECTION


n.i

Applicant: Akira Hamamatsu, et al.

: Semiconductor Device Inspection Method
 Atty Dock t No. 16869P-041800


Sh t 7 of 13

FIG.7



SETTING AREAS TO BE INSPECTED AND AREAS TO BE EXCLUDED

FIG.8








SELECT PATTERNS AND MATERIAL THAT WILL MAKE IMAGES EASILY RECOGNISABLE DURING ALIGNMENT


SETTING THE ALIGNMENT PATTERN


Applicant: Akira Hamamatsu, et al.

de: Semiconductor Device Inspection Method
 Atty Docket No. 16869P-041800
 Sheet 8 of 13

FIG.9







the time time time that the first time


Į,į

terit ting rang trong gaing strang

Applicant: Akira Hamamatsu, et al.
tle: Semiconductor Device Inspection Method
Atty Docket No. 16869P-041800

Sheet 9 f 13

FIG.10




FATALITY JUDGEMENT (BY PRODUCT, PROCESS, AND AREA)

Applicant: Akira Hamamatsu, et al.

B: Semiconductor Device Inspection Method
Atty Docket No. 16869P-041800
Sheet 10 of 13


FIG.11



AUTOMATIC DEFECT CLASSIFICATION TECHNOLOGY

Applicant: Akira Hamamatsu, et al. : Semiconductor Device Inspection Method Atty Docket No. 16869P-041800 Sheet 11 of 13

FIG.12






FIG.13


la.


The same state that the

7

n.i

n,






Applicant: Akira Hamamatsu, et al.

Title: Semiconductor Device Inspection Method
Atty Docket No. 16869P-041800

Sheet 12 of 13

FIG.14




ESTIMATE THE SIGNAL INTENSITY FROM PATTERN PITCH AND CONTROL THE AMOUNT OF LIGHT

SETTING THE AMOUNT OF LIGHT

uny grip uny uny my prop. In the day from uny 1724 prop prop. In the form the form from the first family family from the first family family from the first family famil

Applicant: Akira Hamamatsu, et al. itle: Semiconductor Device Inspection Method Atty Docket No. 16869P-041800 Sheet 13 of 13

FIG.15



į.

1111

Ų.į

n. LA LA AREAS IN WHICH MANY FALSE ALARMS OCCUR

SCRIBE AREA AROUND MEMORY MAT

SETTING AREAS IN WHICH MANY FALSE ALARMS OCCUR